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Introduction
High-performance microwave and radio frequency integrated circuits are of interest to the Army. The ability to design custom integrated circuits and fabricate prototypes in a timely and costeffective manner is a prime concern. Several monolithic microwave integrated circuits (MMICs) were designed to enhance the performance of commercial-off-the-shelf (COTS) RF integrated circuits (RFICs). One company that has various MMIC fabrication processes and prototype options for high-performance gallium arsenide (GaAs) semiconductors is TriQuint Semiconductor, Inc. This report is a summary of the steps and documentation delivered to TriQuint for their Prototype Development Quickturn (PDQ) Option for a set of MMIC designs fabricated for a U.S. Army Research Laboratory (ARL) time-to-live (TTL) program.
In the PDQ option, the customer gets a 5 x 10 mm quarter tile and shares the mask cost of prototyping one or two 6-in GaAs wafers. The cost of the PDQ option is about 1/3 of a full mask prototype, where one would get the entire tile for one or two 6-in GaAs wafers. This is an optimized set of designs based on some previous work along with some new enhancements. These designs focus on optimizing operation, predominantly centered around 425 MHz rather than the previous operation centered at 450 MHz. In this design submission, there are 10 separate MMIC designs on the 5 x 10 mm quarter tile.
Layout of the Tile
The design and simulation of the MMIC designs will be documented separately; this report is intended just to document the design submission process. Each design was initially simulated and a preliminary layout performed with Agilent's Advanced Design System (ADS) or Applied Wave Research's Microwave Office (MWO) software. The preliminary layouts were then arranged in a tile pattern such that the scribe or "cut" lines in the x and y directions were contiguous. Within limits, one can have differing die sizes, but every single row and column must have the same dimension and follow the guidelines of the foundry process. For this quarter tile design, 10 MMICs were laid out in two columns of 2410 µm width with three rows of 2410 µm height and two rows of 1270 µm height. ICED software was used to layout the tile and perform design verification including design rule checking (DRC) and layout versus schematic (LVS) checking. 
Summary of Designs
Every design in the tile must have a unique name less than 13 letters that is included on each die layout using appropriately sized text in first-level metal. A special pointer to the identifier text on each die is required by TriQuint to sort the die into individual packages. All designs were named in the format ARLNNFFFF, where "ARL" designates U.S. Army Research Laboratory, NN is a number for the design from 21 to 29, and FFFF designates the design frequency as M425 for 425 MHz, M900 for 900 MHz, and DB for dual band. There are two other exceptions in the naming. The first pass ARL tile used numbers of 01 to 15, so this second pass design uses numbers starting with 20, i.e., 21 to 29. ARL25 is a test chip for individual probe testing of several critical circuits. ARL29M900 and ARL29M900S are almost identical except that the S version has a single pole double throw switch to steer the RF output to one of two pads versus the initial design, which has a single RF output (antenna). Half of the designs are active RF front-end designs and half of the designs are matching circuits to integrate the numerous discrete lumped elements required by the RFIC transceiver into a single small package. The following is a brief summary of the 10 designs:
• ARL21M425-This 425-MHz design contains a binary phase shift key (BPSK) modulator, a 100-mW power amplifier (PA) for 2.8 V, a narrowband low DC power consumption low noise amplifier (LNA), and a transmit/receive switch (TRS) using positive voltage control inputs with negative threshold depletion pseudomorphic high electron mobility transistors (PHEMTs). It is a 95 x 95 mil die.
• ARL22M425-This 425-MHz design contains a BPSK modulator, a 50-mW PA for 2.8 V, a narrowband low DC power consumption LNA, and a TRS using positive voltage control inputs with negative threshold depletion PHEMTs. It is 95x95 mil die.
• ARL23M425-This 425-MHz design contains a BPSK modulator, a 50/75-mW PA for 2.8/3.6 V, a narrowband low DC power consumption LNA, and a TRS using positive voltage control inputs with negative threshold depletion PHEMTs. This design is intended to operate over a broader range of battery voltages. It is a 95x95 mil die.
• ARL24DB-This dual-band design contains a BPSK modulator for 425 or 900 MHz, the broadband 50/75-mW PA for 2.8/3.6 V, a broadband moderate DC power consumption LNA, and a TRS using positive voltage control inputs with negative threshold depletion PHEMTs. This design is intended to operate at either the 425 or 900 MHz frequency bands. It is a 95x95 mil die.
• ARL25-This is a test circuit of the individual designs in the previous four design variations. It contains a 100-mW PA for 2.8 V, a 50-mW PA for 2.8 V, a narrowband low DC power consumption LNA, and a TRS. It is a 95x95 mil die.
• ARL26DB-This dual-band design contains a matching circuit plus RF switches to connect the integrated matching circuit for a Texas Instruments (TI) cc1100 RFIC for operation at either 425 or 900 MHz. One side of the design connects to the differential RF connections of the cc1100 RFIC and the other side switches to one of two single ended RF connections, intended to be either an input to a transmitter/PA and the other an output from a receiver/LNA. It is a 95x95 mil die.
• ARL27M425-This design contains discrete lumped elements circuits for an integrated match at 425-MHz circuit for a TI cc1000 RFIC. It separates the recommended matching circuit into an RF input and RF output match for separate connections to either an input to a transmitter/PA and the other an output from a receiver/LNA rather than a single-ended connection to an antenna. It is a 95x50 mil die.
• ARL28M900-This design contains discrete lumped elements circuits for an integrated match at 900-MHz circuit for a TI cc1000 RFIC. It separates the recommended matching circuit into an RF input and RF output match for separate connections to either an input to a transmitter/PA and the other an output from a receiver/LNA rather than a single-ended connection to an antenna. It is similar to ARL27M425 except for the frequency of operation. It is a 95x50 mil die.
• ARL29M425-This single-band design contains a matching circuit to connect the integrated matching circuit for a TI cc1100 RFIC for operation at 425 MHz. One side of the design connects to the differential RF connections of the cc1100 RFIC and the other side connects to a single ended RF connection, intended to be the antenna connection. It is a 95x50 mil die.
• ARL29M425S-This single-band design contains a matching circuit to connect the integrated matching circuit for a TI cc1100 RFIC for operation at 425 MHz. One side of the design connects to the differential RF connections of the cc1100 RFIC and the other side connects to RF switches intended for connection to the input of a transmitter/PA or an output from a receiver/LNA rather than the single-ended connection to an antenna of ARL29M425, which is a similar design. It is a 95x50 mil die.
Design Rule Checking (DRC)
All designs within the tile must be checked according to the process design rules supplied by TriQuint. TriQuint has design rules for their fabrication processes that work with the opensource ICED program. Design verification typically consists of DRC and LVS checking. For fabrication feasibility, TriQuint only cares that the tile passes DRC checks and can be fabricated. While some design rules may be oriented towards maximizing yield and are not fatal errors, any violations of the design rules must be removed or granted a waiver to be fabricated by the foundry. Additionally, it is up to the designer to verify that the designs are connected as desired and that parameter values are correct by doing additional LVS checking.
After completing DRCs with ICED, a final DRC check was performed on the tile layout using TriQuint's "maildrc" service. TriQuint provides a free e-mail based service to provide a final DRC using Cadence's Assura software.
Next, there is a checklist for the foundry (see the appendix for details) to verify higher-level issues such as labeling. Each individual die must have a unique label using the correct metal layer and be of sufficient size. Every die name starts with the letters "ARL" to help identify the customer so that the individual dies can be sorted and returned appropriately.
Layout Versus Schematic Checking (LVS)
Each design is verified against a schematic (i.e., a netlist), which can be generated from MWO or ADS. Both tools require manual editing of the generated netlist, which typically requires an iterative LVS check until all device connections are verified. Foundries do not require LVS checking, only DRC, but it is imperative for the designer to verify the connections in the layout.
A DRC-correct layout does not guarantee that there are no shorts or missing connections that could cause the circuit to fail. Verifying the connections requires LVS checking followed by a final DRC if any layout changes occur. If the design passes DRC and LVS checking, then the probability of functional success is extremely high. In addition to checking the connections, the LVS check also notes parametric differences between the schematic and layout. If the capacitors, resistors, or PHEMTs differ in size, type, or value, the LVS check will list the mismatches. Inductors are not checked parametrically, only their connectivity is verified.
The MWO software has an excellent interface to the ICED software for DRC and LVS checking but still requires some manual editing of the netlist, while netlists generated by ADS generally require even more editing. One limitation in the LVS checking is that parameter values that use variable names rather than fixed values require manual editing of the netlist. Another limitation is that the simulators do not differentiate between individual via connections to ground, but the netlist checker does. The number of vias and their physical connectivity must match in the netlist and layout because LVS does not recognize the common ground connection of the substrate via. So, LVS could indicate a mismatch regarding ground vias that would not affect the actual performance of the circuit. It is possible to label ground vias and pads to help identify the actual errors/discrepancies in LVS that can be difficult to isolate.
Completing DRC and LVS checks should ensure a high probability of design success. There is still a possibility of amplifier stability issues that could require a second pass due to aggressive design, un-simulated coupling, or process variation. An electromagnetic (EM) simulator, such as Sonnet, can be used with the physical layouts to minimize errors due to unexpected or unsimulated coupling using MWO or ADS. Several of the circuits were simulated with Sonnet to verify the layouts and look for any unintended and unsimulated parasitics.
Since ICED is free open source software, it cannot be loaded on the computers connected to the Internet, which were used for simulation and layout using ADS and MWO. Transferring netlist files, etc., between a lab computer with ICED and the network computer containing the original simulation files and layouts could lead to some potential mismatches and errors in the design and verification process.
Design Data Sheet
TriQuint's customer design data sheet must be completed and submitted along with the standard Graphic Design System II (GDSII) layout file. Information is provided listing the unique die names of each design so that they can be sorted into individual gel packs. The design checklist is completed to ensure that the tile design has passed DRC checks and avoided common pitfalls. Any fabrication options are designated, such as 4-mil thinned wafers with substrate vias for this design. Lastly, a plot of the tile layout is included. This plot should match what TriQuint sees when they import the GDSII file into their system.
PDQ Fabrication
TriQuint currently offers TQPED 0.5-um GaAs Enhancement/Depletion PHEMT prototype fabrication on a monthly basis. Actual fabrication time is about six weeks with substrate vias being the final step in the process; the via option adds an additional week to the schedule. For our ARL 24 August 2010 submission, the designs should be completion in early October 2010.
Probe testing of the designs will be documented separately as a technical note. This is intended to document the design submission steps for TriQuint's PDQ process and the customer data sheet that was provided for ARL's 24 August 2010 GaAs MMIC designs.
Attachment
The appendix includes a copy of the ARL PDQ customer data sheet for 24 August 2010.
Appendix. ARL PDQ Customer Data Sheet for 24 August 2010
The following is a copy of the ARL PDQ customer data sheet for 24 August 2010. 
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